

Gemroc 1

Micromegas and GEMs semi-digital read-out chip

GEMROC 1 is a 64-channel front-end ASIC designed to readout negative fast (<1ns) and short (<10ns) current pulses from low gain detectors (GEMs, Micromegas, ...). GEMROC 1 provides a semi-digital readout with three thresholds tunable from 1 fC to 500 fC and integrates a 128-deep digital memory to store the 2 x 64 discriminator outputs as well as the timestamp from a 24b counter. The three thresholds are set internally by three 10-bit DACs. The gain of each channel can be tuned individually from 0 to 2 over 8 bits, allowing the compensation of non-uniformity between the 64 detector channels. Each channel can auto trigger down to 1 fC input charge. A multiplexed charge measurement up to 500fC is integrated.



The power consumption is 1.5 mW/channel and the chip can be fully power-pulsed allowing a significant power reduction by disabling unused blocks.

Detector Read-Out	Micromegas, GEM		
Number of Channels	64		
Signal Polarity	Negative		
Sensitivity	Trigger 1 fC		
Timing Resolution	Time stamping 200ns		
Dynamic Range	500 fC		
Packaging & Dimension	TQFP160		
Power Consumption	1.5 mW /ch, power supply: 3.3V		
	power pulsing		
Inputs	64 current inputs		
Outputs	2 encoded data outputs per channel streamed out in serial		
·	1 multiplexed charge output		
	3 multiplexed trigger outputs or 3 trigger OR of the 64 channels		
Internal Programmable Features	Trigger threshold adjustment (10bits), 3*64 trigger masks, multiplexed latched trigger		
-	or direct OR64 trigger outputs		

They are using Gemroc 1			More about Gemroc 1
Industrial application (NDA)	Contact	Salleh Ahmad	
	Web		
	Email	gemroc@weeroc.com	
	Phone	+33 1 69 59 69 27	



Gemroc 1

Micromegas and GEMs semi-digital read-out chip

