--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 14.595 ns
From           : pwr_reset
To             : SlowControl_SK2_ERO:inst15|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_gai1:auto_generated|dpram_e2v:fiforam|altsyncram_7mf1:altsyncram6|ram_block7a7~porta_datain_reg6
From Clock     : --
To Clock       : clk_osc
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 32.434 ns
From           : ADC_AD9220_all:inst200|StartCycleMem
To             : 5M
From Clock     : clk_osc
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 22.121 ns
From           : clk_gene_ext
To             : test36
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 8.586 ns
From           : pwr_reset
To             : RSwithTimeOut:inst122|count4timeout:count4timeout_inst|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[0]
From Clock     : --
To Clock       : clk_osc
Failed Paths   : 0

Type           : Clock Setup: 'pll_sk2:inst|altpll:altpll_component|_clk0'
Slack          : -21.603 ns
Required Time  : 160.00 MHz ( period = 6.250 ns )
Actual Time    : 35.90 MHz ( period = 27.853 ns )
From           : SlowControl_SK2_ERO:inst15|ERO1
To             : SlowControl_SK2_ERO:inst15|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_gai1:auto_generated|dpram_e2v:fiforam|altsyncram_7mf1:altsyncram6|ram_block7a7~porta_datain_reg6
From Clock     : pll_sk2:inst|altpll:altpll_component|_clk0
To Clock       : pll_sk2:inst|altpll:altpll_component|_clk0
Failed Paths   : 19617

Type           : Clock Setup: 'pll_sk2:inst|altpll:altpll_component|_clk1'
Slack          : -15.351 ns
Required Time  : 400.00 MHz ( period = 2.500 ns )
Actual Time    : N/A
From           : AutoDAQ_SK2_v1:inst130|StateMe[0]
To             : En_clk:inst82|SynchStart1
From Clock     : pll_sk2:inst|altpll:altpll_component|_clk0
To Clock       : pll_sk2:inst|altpll:altpll_component|_clk1
Failed Paths   : 1319

Type           : Clock Setup: 'clk_gene_ext'
Slack          : N/A
Required Time  : None
Actual Time    : 129.33 MHz ( period = 7.732 ns )
From           : inst211
To             : inst212
From Clock     : clk_gene_ext
To Clock       : clk_gene_ext
Failed Paths   : 0

Type           : Clock Hold: 'pll_sk2:inst|altpll:altpll_component|_clk0'
Slack          : -10.834 ns
Required Time  : 160.00 MHz ( period = 6.250 ns )
Actual Time    : N/A
From           : RSwithTimeOut:inst122|RS~0
To             : RSwithTimeOut:inst122|count4timeout:count4timeout_inst|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2]
From Clock     : pll_sk2:inst|altpll:altpll_component|_clk1
To Clock       : pll_sk2:inst|altpll:altpll_component|_clk0
Failed Paths   : 5426

Type           : Clock Hold: 'pll_sk2:inst|altpll:altpll_component|_clk1'
Slack          : -1.486 ns
Required Time  : 400.00 MHz ( period = 2.500 ns )
Actual Time    : N/A
From           : TransmitRam:inst70|big_fifo:big_fifo_inst|dcfifo:dcfifo_component|dcfifo_9ei1:auto_generated|a_graycounter_826:rdptr_g|counter5a[10]
To             : TransmitRam:inst70|big_fifo:big_fifo_inst|dcfifo:dcfifo_component|dcfifo_9ei1:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[10]
From Clock     : pll_sk2:inst|altpll:altpll_component|_clk0
To Clock       : pll_sk2:inst|altpll:altpll_component|_clk1
Failed Paths   : 389

Type           : Clock Hold: 'clk_gene_ext'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : Scurve_1input_16bits_sk2_cms:inst196|count16bits:count8bits_pulse|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|safe_q[15]
To             : Scurve_1input_16bits_sk2_cms:inst196|flipflopaclr:SyncEnd|lpm_ff:lpm_ff_component|dffs[0]
From Clock     : clk_gene_ext
To Clock       : clk_gene_ext
Failed Paths   : 49

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 26800

--------------------------------------------------------------------------------------

