

1

▲ Clocking and I/O Architecture

Artix FPGA Clock/Data Management: Whenever possible, utilize MRCC (Multi-Region Clock Capability) or SRCC (Single-Region Clock Capability) inputs/outputs on the Artix FPGA to manage the Temporc clk_data signals. Additionally, ensure that all corresponding data lines are allocated to the same I/O bank.

Clock Tree Circuitry: The clock tree section is strictly dedicated to TDC (Time-to-Digital Converter) testing and characterization. It is obsolete and should be omitted on a final system-level board.

Temporc Dedicated Test I/Os: A significant number of the I/Os present on the Temporc ASIC are exclusively intended for chip testing and characterization; therefore, they are not required on a system development board.

2

▲ PCB Layout and Routing Constraints

Timing-Coherent Routing: Special care must be taken to ensure length-matching and timing-coherent routing for dependent signal groups, specifically between clk_data(clusters) and data(clusters).

3

▲ Power Supply and Voltage Adjustments

1V2D Rail Optimization: Increase the 1V2D supply voltage to 1.25V when operating at a clock frequency of 320 MHz.

val_evt_n Signal Level: Configure the val_evt_n signal to 0.6V by implementing a resistor voltage divider between the 1V2 rail and GND.

Power Supply and Thermal Issues: The current power supply circuit is undersized relative to the board's actual current consumption. The main LDO struggles to sustain the thermal load, leading to critical junction temperatures. This power stage must be thoroughly redesigned in the next board revision.

4

▲ R50: Change to 0 Ohm.

R55, R60, R66: Replace with 4.7 kOhm resistors (0805 package, 5% tolerance).


R252: Replace with a 3.3 kOhm resistor (0805 package, 1% tolerance).

R320: Replace with a 10 kOhm resistor (0805 package, 5% tolerance).


Y3: Rotate the component footprint by 90 degrees.

R286: Change to 10k


PROGRAM_B Pin: Remove the 10 kOhm resistor on program_b to avoid creating an unintended voltage divider effect.









Title		
Temporc vXilinx Artix7 - Top		
Size	Number	Revision
A4		1.0
Date:	5/18/2026	Sheet 1 of 11
File:	D:\Bureau\...\Top Level.SchDoc	Drawn By: F.PEREZ




Title		
Temporoc vXilinx Artix7 - ASIC Input		
Size	Number	Revision
A3		1.0
Date:	5/18/2026	Sheet2 of 11
File:	D:\Bureau\...ASIC_Input.SchDoc	Drawn By: F.PEREZ




Title			
Temporoc-xilinx Armit7 - ASIC10 and Input			
Size	Number	Revision	
A2		1.0	
Date:	18/2026	Sheet: 1 of 1	
File:	D:\Banan\Temporoc_Part3_SchDoc	Drawn By: PFEREZ	




Title		
Temporoc vXilinx Artix7 - ASIC External ADC Readout		
Size	Number	Revision
A3		1.0
Date:	5/18/2026	Sheet5 of 11
File:	D:\Bureau\...\Analog_readout.SchDoc	Drawn By: F.PEREZ



In1 pll <=> Oscillateur 160MHz




PLL_TO_FPGA



EN_Trig_ext_P	EN_Trig_ext_P
EN_Trig_ext_N	EN_Trig_ext_N
FPGA_RESET_TRIG_EXT_P	FPGA_RESET_TRIG_EXT_P
FPGA_RESET_TRIG_EXT_N	FPGA_RESET_TRIG_EXT_N
FPGA_IN_DELAY_P	IN_DELAY_P
FPGA_IN_DELAY_N	IN_DELAY_N
FPGA_OUT_CLK_P	CLK_OUT_FPGA_P
FPGA_OUT_CLK_N	CLK_OUT_FPGA_N
CLK320_FPGA_P	CLK_IN0_PLL_P
CLK320_FPGA_N	CLK_IN0_PLL_N
CLK_IN1_PLL_P	CLK_IN1_PLL_P
CLK_IN1_PLL_N	CLK_IN1_PLL_N

PLL_RSTB	PLL_RSTB
PLL_OEB	PLL_OEB
PLL_INSEL0	PLL_INSEL0
PLL_INSEL1	PLL_INSEL1
PLL_SDO	PLL_SDO
PLL_SCLK	PLL_SCLK
PLL_CS0	PLL_CS0
PLL_CS1	PLL_CS1
PLL_CS2	PLL_CS2
PLL_CS3	PLL_CS3
PLL_CS4	PLL_CS4
PLL_CS5	PLL_CS5
PLL_CS6	PLL_CS6
PLL_CS7	PLL_CS7
PLL_CS8	PLL_CS8
PLL_CS9	PLL_CS9
PLL_CS10	PLL_CS10
PLL_CS11	PLL_CS11
PLL_CS12	PLL_CS12
PLL_CS13	PLL_CS13
PLL_CS14	PLL_CS14
PLL_CS15	PLL_CS15
PLL_CS16	PLL_CS16
PLL_CS17	PLL_CS17
PLL_CS18	PLL_CS18
PLL_CS19	PLL_CS19
PLL_CS20	PLL_CS20
PLL_CS21	PLL_CS21
PLL_CS22	PLL_CS22
PLL_CS23	PLL_CS23
PLL_CS24	PLL_CS24
PLL_CS25	PLL_CS25
PLL_CS26	PLL_CS26
PLL_CS27	PLL_CS27
PLL_CS28	PLL_CS28
PLL_CS29	PLL_CS29
PLL_CS30	PLL_CS30
PLL_CS31	PLL_CS31
PLL_CS32	PLL_CS32
PLL_CS33	PLL_CS33
PLL_CS34	PLL_CS34
PLL_CS35	PLL_CS35
PLL_CS36	PLL_CS36
PLL_CS37	PLL_CS37
PLL_CS38	PLL_CS38
PLL_CS39	PLL_CS39
PLL_CS40	PLL_CS40
PLL_CS41	PLL_CS41
PLL_CS42	PLL_CS42
PLL_CS43	PLL_CS43
PLL_CS44	PLL_CS44
PLL_CS45	PLL_CS45
PLL_CS46	PLL_CS46
PLL_CS47	PLL_CS47
PLL_CS48	PLL_CS48
PLL_CS49	PLL_CS49
PLL_CS50	PLL_CS50
PLL_CS51	PLL_CS51
PLL_CS52	PLL_CS52
PLL_CS53	PLL_CS53
PLL_CS54	PLL_CS54
PLL_CS55	PLL_CS55
PLL_CS56	PLL_CS56
PLL_CS57	PLL_CS57
PLL_CS58	PLL_CS58
PLL_CS59	PLL_CS59
PLL_CS60	PLL_CS60
PLL_CS61	PLL_CS61
PLL_CS62	PLL_CS62
PLL_CS63	PLL_CS63
PLL_CS64	PLL_CS64
PLL_CS65	PLL_CS65
PLL_CS66	PLL_CS66
PLL_CS67	PLL_CS67
PLL_CS68	PLL_CS68
PLL_CS69	PLL_CS69
PLL_CS70	PLL_CS70
PLL_CS71	PLL_CS71
PLL_CS72	PLL_CS72
PLL_CS73	PLL_CS73
PLL_CS74	PLL_CS74
PLL_CS75	PLL_CS75
PLL_CS76	PLL_CS76
PLL_CS77	PLL_CS77
PLL_CS78	PLL_CS78
PLL_CS79	PLL_CS79
PLL_CS80	PLL_CS80
PLL_CS81	PLL_CS81
PLL_CS82	PLL_CS82
PLL_CS83	PLL_CS83
PLL_CS84	PLL_CS84
PLL_CS85	PLL_CS85
PLL_CS86	PLL_CS86
PLL_CS87	PLL_CS87
PLL_CS88	PLL_CS88
PLL_CS89	PLL_CS89
PLL_CS90	PLL_CS90
PLL_CS91	PLL_CS91
PLL_CS92	PLL_CS92
PLL_CS93	PLL_CS93
PLL_CS94	PLL_CS94
PLL_CS95	PLL_CS95
PLL_CS96	PLL_CS96
PLL_CS97	PLL_CS97
PLL_CS98	PLL_CS98
PLL_CS99	PLL_CS99
PLL_CS100	PLL_CS100





PLL_TO_FPGA



d_D0	d_D0
d_D1	d_D1
d_D2	d_D2
d_D3	d_D3
d_D4	d_D4
d_D5	d_D5
d_D6	d_D6
d_D7	d_D7
d_D8	d_D8
d_D9	d_D9
d_D10	d_D10



PLL_CLK320_P	clk_320_p
PLL_CLK320_N	clk_320_n
CLPS_CLK320_TDC_P	clk_320_p
CLPS_CLK320_TDC_N	clk_320_n
HIT_ASIC_p	TDC_Hit_p
HIT_ASIC_n	TDC_Hit_n
Trig_ext	Trig_ext

CLK320




LVDS to Single Ended 2V5

Single Ended 2v5 to Single Ended 1v2



Title	Temporeo vXilinx Artix7 - PLL Configuration and Clock Tree		
Size	Number	Revision	1.0
Date	5/18/2026	Sheet of 11	
File	D:\Bureau\PLL_SchDoc	Drawn By	L.PEREZ









DAC Harness


D0_DAC1	D0_DAC1
D1_DAC1	D1_DAC1
D2_DAC1	D2_DAC1
D3_DAC1	D3_DAC1
D4_DAC1	D4_DAC1
D5_DAC1	D5_DAC1
D6_DAC1	D6_DAC1
D7_DAC1	D7_DAC1
D8_DAC1	D8_DAC1
D9_DAC1	D9_DAC1
D10_DAC1	D10_DAC1
D11_DAC1	D11_DAC1
D0_DAC2	D0_DAC2
D1_DAC2	D1_DAC2
D2_DAC2	D2_DAC2
D3_DAC2	D3_DAC2
D4_DAC2	D4_DAC2
D5_DAC2	D5_DAC2
D6_DAC2	D6_DAC2
D7_DAC2	D7_DAC2
D8_DAC2	D8_DAC2
D9_DAC2	D9_DAC2
D10_DAC2	D10_DAC2
D11_DAC2	D11_DAC2
clk_DAC	78
WR_DAC	79

DAC Control












Title		
Temporoc vXilinx Artix7 - DAC Control		
Size	Number	Revision
A3		1.0
Date:	5/18/2026	Sheet7 of11
File:	D:\Bureau\...DAC_Control.SchDoc	Drawn By: F.PEREZ



Title			Temporec-vXilinx_Artix7 - FPGA Config		
Size	Number	Revision		1.0	
Date:	5/18/2026	Sheet of 11		Drawn By: L.PEREZ	
File:	D:\Borroman - \FPGA Config\SchDoc				



Title			
Temporec-vXilinx Artix-7 - FPGA Input and Output			
Size	Number	Revision	1.0
Date:	01/20/2026	Drawn By:	J.PEREZ
File:	D:\Bureau_FPGA_IO_SchDoc	Sheet of 11	



Title		
Temporoc vXilinx Artix7 - USB Controller		
Size	Number	Revision
A3		1.0
Date:	5/18/2026	Sheet1 of 11
File:	D:\Bureau\...USB_Control.SchDoc	Drawn By: F.PEREZ

