Micromegas and GEMs semi-digital read-out chip
GEMROC 1 is a 64-channel front-end ASIC designed to readout negative fast (<1ns) and short (<10ns) current pulses from low gain detectors (GEMs, Micromegas, …). GEMROC 1 provides a semi-digital readout with three thresholds tunable from 1 fC to 500 fC and integrates a 128-deep digital memory to store the 2 x 64 discriminator outputs as well as the timestamp from a 24b counter. The three thresholds are set internally by three 10-bit DACs. The gain of each channel can be tuned individually from 0 to 2 over 8 bits, allowing the compensation of non-uniformity between the 64 detector channels. Each channel can auto trigger down to 1 fC input charge. A multiplexed charge measurement up to 500fC is integrated.
The power consumption is 1.5 mW/channel and the chip can be fully power-pulsed allowing a significant power reduction by disabling unused blocks.
|TRL Technology Readiness Level||9 - Full system running, reliability proven - learn more|
|Detector Read-Out||Micromegas, GEM|
|Number of Channel||64|
|Sensitivity||Trigger on 1 fC with 100% efficiency|
|Timing Resolution||Time stamping 200ns|
|Packaging & Dimension||
1.5 mW / channel - supply voltage 3.3V
|Inputs||64 current inputs|
|Internal Programmable Features||
There are no articles in this category. If subcategories display on this page, they may contain articles.